Shasta supports a shared address space in software across a cluster of computers with physically distributed memory. A unique aspect of Shasta compared to most other software distributed shared memory systems is that shared data can be kept coherent at a fine granularity. Shasta achieves this by inserting inline code that checks the cache state of shared data before each load or store. In addition, Shasta allows the coherence granularity to be varied across different shared data structures in a single application. This approach alleviates potential inefficiences that arise from the fixed large (page-size) granularity of communication typical in most software shared memory systems. This paper focuses on the design and performance of the cache coherence protocol in Shasta. Since Shasta is implemented entirely in software, it provides tremendous flexibility in the design of the cache coherence protocol. We have implemented an efficient cache coherence protocol that incorporates a number of optimizations, some of which are common in hardware shared memory systems. The above protocol is fully functional and runs on a prototype cluster of Alpha systems connected through Digital's Memory Channel network. To characterize the benefits of the various optimizations, we also present detailed performance results for nine SPLASH-2 applications running on this cluster.
Introduction
There has been much interest in distributed shared memory (DSM) systems that support a shared address space in software across a cluster of workstations. The most common approach, called Shared Virtual Memory (SVM), uses the virtual memory hardware to detect access to data that is not available locally [2,9, 1 I] . These systems communicate data and maintain coherence at a fixed granularity equal to the size of a virtual page. As an alternative, a few software systems have explored the feasibility of maintaining coherence at a finer granularity [ 14, 161. Support for fine-grain sharing is important for reducing false sharing and the transmission of unneeded data, both of which are potential problems in systems with large coherence granularities. Fine-grain access to shared data is supported by inserting code in an application executable before loads and stores that checks if the data being accessed is available locally in the appropriate state. Recent work in the context of Shasta has shown that the cost of the inline Permission to make digitablxvd copies of all or part of this matrrizd for pelsonnl or clasroom use is granted without fee provided that the copies 'we not made or dintrihutrd for profit or commercial advantage. the copyright notice, the title of the publication and its dntr appear. nnd notice is given that copyright is by permission of the ACM. Inc. To copy otherwise, to republish, to post 011 smws or IO redistrihutc to list<. requires sprcitic permission and/or fee
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Copyright 1997 ACM 0-R9791-902-5/97/7..f3.~U checks can be minimized by applying appropriate optimizations [ 141, making this approach a viable alternative to SVM systems.
The goal of this paper is to describe the design and performance of the cache coherence protocol in Shasta. Given the relatively high overheads associated with handling messages in software, we have designed the protocol to minimize extraneous coherence messages. Thus, our protocol typically requires fewer messages to satisfy shared memory operations compared to protocols commonly used in hardware DSM systems (e.g., DASH [IO] ). The protocol also includes optimizations, such as non-blocking stores, that aggressively exploit a relaxed memory consistency model. Other optimizations include detection of migratory data sharing, issuing multiple load misses simultaneously, merging of load and store misses to the same cache line, and support for prefetching and home placement directives.
By supporting coherence at a fine granularity in a similar way to hardware DSM systems, Shasta alleviates the need for complex mechanisms for dealing with false sharing that are typically present in software page-based systems. In addition, one of the unique aspects of the protocol (relative to other protocols that transparently support a shared address space) is its ability to support variable coherence granularities across different shared data structures within the same application. This feature enables Shasta to exploit any potential gains from larger communication granularities for specific shared data.
The Shasta protocol has been implemented on our prototype cluster and is fully functional. The cluster consists of a total of sixteen 300 MHz Alpha processors connected through the Memory Channel [6] . We present detailed performance results for nine SPLASH-2 applications running on the above cluster. The results characterize the various overheads in parallel runs. In addition, we analyze the effects of the various protocol optimizations.
Support for variable granularity is by far the most important optimization in Shasta, leading to performance improvements ranging from 10% to 9570%. Surprisingly, optimizations that attempt to hide memory latency, such as exploiting a relaxed memory consistency model, lead to much more limited gains. A significant portion of the time while a processor is waiting for data or synchronization is overlapped with the handling of incoming coherence messages from other processors, thus making it difficult to improve performance by reducing the wait times. Finally, optimizations related to migratory data are not useful in Shasta primarily because migratory sharing patterns are unstable or not present at block sizes of 64 bytes or higher.
The following section describes the basic design of Shasta, including the inline state checks and the protocol that is invoked in caSe of a miss. Section 3 discusses optimizations to the basic cache coherence protocol. We present detailed performance results in Section 4. Finally, we describe related work and conclude. An earlier extended version of this paper is available as a technical report [ 121.
Basic Design of Shasta
In this section, we present an overview of the base Shasta system, which is described more fully in a previous paper [14] .
Cache Coherence Protocol
Shasta divides the virtual address space of each processor into private and shared regions. Data in the shared region may be cached by multiple processors at the same time, with copies residing at the same virtual address on each processor. Shared data in the Shasta system has three basic states at each processor: invalid -the data is not valid on this processor; shnred -the data is valid on this processor and other processors have copies of the data as well; and exclusive -the data is valid on this processor and no other processors have copies of this data. Communication is required if a processor attempts to read data that is in the invalid state, or attempts to write data that is in the invalid or shared state. In this case, we say that there is a shared miss.
Shasta divides up the shared address space into ranges of memory, called blockr. All data within a block is in the same state and is always fetched and kept coherent as a unit. A unique aspect of the Shasta system is that the block size can be different for different program data. To simplify the inline code, Shasta divides up the blocks into fixed-size ranges called fines (typically 64 or I28 bytes) and maintains state information for each line in a state table.
Coherence is maintained using a directory-based invalidation protocol. The protocol supports three types of requests: read, reudexclusive, and exclusive (or upgrade, if the requesting processor already has a shared copy). A home processor is associated with each block and maintains a directory for that block, which contains a list of the processors caching a copy of the block. The protocol maintains the notion of an owner processor for each line, which corresponds to the last processor that maintained an exclusive copy of the line. The directory information consists of two components: (i) a pointer to the current owner processor, and (ii) a full bit vector of the processors that are sharing the data. Our protocol supports dirty sharing, which allows the data to be shared without requiring the home node to have an up-to-date copy. A request that arrives at the home is always forwarded to the current owner; as an optimization, this forwarding is avoided if the home processor has a copy of the data.
Because of the high cost of handling messages via interrupts, messages from other processors are serviced through a polling mechanism. The base Shasta implementation polls for incoming messages whenever the protocol waits for a reply. To ensure reasonable response times, Shasta also insert polls at every loop backedge. Polling is inexpensive (three instructions) in our Memory Channel cluster because the implementation arranges for a single cachable location that can be tested to determine if a message has arrived.
Basic Shared Miss Check
Shasta inserts code in the application executable at each load and store to determine if there is a shared miss. An efficient shared miss check requires about seven instructions.
We assume that the static and stack data areas are not shared; therefore, Shasta does not insert checks for any loads or stores that are clearly to these areas. Shasta also uses a number of other optimizations that reduce the checking overhead to an average of about 20% (including polling overhead) across the SPLASH-2 applications [ 141. The two most important optimizations are described below.
Invalid Flag Technique. Whenever a block on a processor becomes invalid, the Shasta protocol stores a particular "Rag" value in each I-byte word of the block. If the loaded value is not equal to the flag value, the data must be valid and the application code can continue immediately. Otherwise, the protocol code also checks the state of the block to distinguish an actual miss from a "false miss" (i.e., when the application data actually contains the flag value). Since false misses almost never occur in practice, the above technique can greatly reduce the load miss check overhead. Batching Miss Checks. Shasta also attempts to batch together checks for multiple loads and stores. There are often sequences of loads and stores to addresses which are a small offset from the contents of a base register. These loads and stores therefore access nearby data within consecutive lines. If all the lines are in the correct state, then the batch of loads and stores can proceed without further checking. The batching technique also applies to loads and stores via multiple base registers. For each set of loads and stores that can be batched, the Shasta compiler generates code to check the lines that may be referenced by that set. Batching can also be useful for eliminating and hiding communication latency in a parallel execution, since it allows load and store misses to the same line to be combined into a single store miss and misses on multiple lines to be serviced at the same time.
Protocol Optimizations
This section describes a number of the optimizations in the Shasta coherence protocol that attempt to reduce the effect of the long latenties and large message overheads that are typical in software DSM systems.
Minimizing Protocol Messages
Given the relatively high overheads associated with handling messages in software DSM implementations, we have designed our protocol to minimize extraneous coherence messages.
A key property of our protocol is that the current owner node specified by the directory guarantees to service a request that is forwarded to it. We exploit the flexibility of our software protocol to guarantee this property. First, the main memory at each node acts as a softwarecontrolled cache of remote data and there are no forced writebacks or replacements in our protocol, allowing the current owner to maintain a valid copy of the data. Second, there is no need to retry requests (e.g., by sending a negative-acknowledgement reply) due to either transient states or deadlock conditions. We can always allocate queue space at the target processor to delay servicing an incoming request in transient cases, and there are no deadlock conditions that necessitate a retry mechanism (such as limited network buffer space in hardware DSM systems).
The fact that the cutrent owner guarantees to service a forwarded request allows the protocol to complete all directory state changes when a request first reaches the home. This property eliminates the need for extra messages that are sent back to the home to confirm that the forwarded request is satisfied (e.g., "ownership change" or "sharing writeback" messages that are common in hardware DSM protocols such as DASH [lo] ). Therefore, our protocol can handle three-hop transactions involving a remote owner more efficiently.
We use several other techniques to reduce the number or size of protocol messages. By optionally supporting dirty sharing, the protocol eliminates the need for sending an up-to-date copy of the line back to the home for three-hop read transactions (i.e., when the home node is remote and the data is dirty in yet another node). Supporting exclusive (or upgrade) requests is also an important optimization since it reduces the need for fetching data on a store if the requesting processor already has the line in shared state. Finally, the number of invalidation acknowledgements that are expected for a read-exclusive or exclusive request is piggybacked on one of the invalidation acknowledgements to the requestor instead of being sent as a separate message.
Multiple Coherence Granularity
The most novel aspect of our protocol is its ability to support multiple granularities for communication and coherence, even within a single application. The fact that the basic granularity for the inline state check is software configurable already gives us the ability to use different granularities for different applications.
Nevertheless, the ability to further vary the coherence granularity within a single application can provide a significant performance boost in a software DSM system, since data with good spatial locality can be communicated at a coarse grain to amortize large communication overheads, while data prone to false sharing can use a finer sharing granularity.
Our current implementation automatically chooses a block size based on the allocated size of a data structure. Our basic heuristic is to choose a block size equal to the object size up to a certain threshold; the block size for objects larger than a given threshold is simply set to the base Shasta line size (typically set to be 64 bytes). The rationale for the heuristic is that small objects should be transferred as a single unit, while larger objects (e.g., large arrays) should be communicated at a fine granularity to avoid false sharing. We also allow the programmer to override this heuristic by providing a special version of malloc that takes a block size as an argument (the block size must be. amultiple of the base Shasta line size). Since the choice of the block size does not affect the correctness of the program, the programmer can freely experiment with various block sizes (for the key data structures) to tune the performance of an application. Controlling the coherence granularity in this manner IS significantly simpler than approaches adopted by object-or region-based DSM systems [ I,& 151 , since the latter approaches can affect correctness and typically require a more substantial change to the application.
We currently associate different granularities to different virtual pages and place newly allocated data on the appropriate page. The block size for each page is communicated to all the nodes at the time the pool of shared pages are allocated. To determine the block size of data at a particular address, a requesting processor simply checks the Mock size for the associated page. The above mechanism is simple yet effective for most applications. We are also working on a more general and dynamic mechanism that maintains the block size information permanently only at the home along with the directory information for each line [ 14) .
Exploiting variable granularity may reduce the relative gains from other optimizations if a larger block size is effective at eliminating many of the misses on shared data structures.
Prefetch and Home Placement Directives
The Shasta protocol allows the application to explicitly specify the home processor for individual pages instead of relying on the default round-robin allocation. The protocol also supports non-binding prefetch and prefetch-exclusive directives. The Shasta system can optionally supply information on source code lines that suffer the most number of remote misses by keeping extra state within the protocol. The programmer can use this information to identify places where prefetching may he helpful.
Exploiting Relaxed Memory Models
Our protocol aggressively exploits the release consistency model [5] by emulating the behavior of a processor with non-blocking loads and stores and a lockup-free cache. Because of our non-blocking memory operations, a line may be in one of two pending states, pending-invalid and pending-shared. The pending-invalid state corresponds to an outstanding read or read-exclusive request on that line; pending-shared signifies an outstanding exclusive request. The protocol supports non-blocking sro~es by simply issuing a read-exclusive or exclusive request, recording where the store occurred, and continuing. This information allows the protocol to appropriately merge the reply data with the newly written data that is already in memory. Our protocol also exhibits a limited form of non-blocking load behavior due to the batching optimization. since batching can lead to multiple outstanding loads (as described in Section 2.2). Finally, we support non-blocking refeares by delaying a release operation (e.g., unlock) on the side until all previous operations are complete (analogous to placing the release in a write buffer in a hardware DSM), and allowing the processor to continue with operations following the release.
We also support aggressive lockup-free behavior for lines that are in a pending state. Writes to a pending line are allowed to proceed by storing the newly written data into memory and recording the location of the stores in the miss handler (invoked due to the pending state). Loads from a line in pending-shared state are allowed to proceed immediately, since the node already has a copy of the data. Loads from a line in pending-invalid state are also allowed to proceed as long as the load is from a valid section of the line. The above two cases are well-suited to the "flag" check for loads since this technique can efficiently detect a "hit" in both cases without actually checking the state for the line. Finally, we support eager exclusive replies in the case of a read-exclusive request by sending the reply data back to the requesting processor as soon as possible and allowing it to use the data immediately (by setting the local state to exclusive), even though requests from other processors are delayed until all pending invalidations are acknowledged.
Batching
The batching technique described in Section 2.2 can reduce communication overhead by merging load and store misses to the same line and by issuing requests for multiple lines at the same time. We handle a miss associated with the batching of loads and stores as follows. The batch checking code calls a batch miss handler that issues all the necessary miss requests if there is a miss on any line within a batch. We implement non-stalling stores by requiring the handler to wait only for outstanding read and read-exclusive replies and not for invalidation acknowledgements.
Although the batch miss handler brings in all the necessary lines, it cannot guarantee that all the lines will be in the appropriate state once all the replies have come back. The reason is that while the handler is waiting for the replies, requests from other processes must be served to avoid deadlock; these requests can in turn change the state of the lines within the batch. Even though a line may not be in the right state, loads to the line will still get the correct value (under release consistency) as long as the original contents of the line remain in memory. We therefore delay storing the flag value into memory for invalidated lines until after the end of the batch. After the batch code has been executed, we complete the invalidation of any such lines at the time of the next entry into the protocol code (due to polls, misses, or synchronization).
We may also have to reissue stores to lines which are no longer in exclusive or pending-shared state before we start the batch code. A relaxed memory model simplifies handling the above corner cases in an efficient manner.
Detecting Migratory Sharing Patterns
The Shasta protocol provides a sophisticated mechanism for detecting data that is shared in a migratory fashion and optimizing accesses to such data [3, 171. Migratory sharing occurs when data is read and modified by different processors, leading to the migration of the data from one processor to another. By keeping extra information at each directory entry, the protocol detects whether the data in each line exhibits migratory behavior. A line is designated for migratory conversion after the migratory sharing pattern is successfully observed for a threshold number of times. A read request to a line that is designated for migratory conversion is automatically converted to a read-exclusive request at the directory. This conversion avoids the load miss followed by a store miss to the same line that is typical for migratory shared data. The protocol provides a mechanism to revert a line from migratory conversion. The reply data for a converted read request is cached with a special caching state (called exclusive-migratory).
Operations by the owner processor treat the line as exclusive, and a subsequent store by that processor changes the line to the ordinary exclusive state. The protocol detects a break in the migratory behavior if an incoming request from another processor arrives before the owner processor writes to the line (i.e., while line is still in exclusive-migratory state). In this case, a message is sent to the home directory to nullify or revert the migratory conversion for that line. The line may subsequently be designated for migratory conversion if migratory behavior is observed again. The protocol provides hysteresis to avoid continuous switching to and from the migratory conversion state, and can optionally stop switching to migratory conversion for a given line if the line reverts a threshold number of times.
Performance Results
This section presents performance results for the Shasta implementation. We first describe our prototype cluster and the applications used in our study. We then present detailed performance results that show the performance of Shasta and the effectiveness of the various protocol optimizations described in the previous section. Additional results are provided in the extended version of this paper [ 121.
Prototype Cluster
Our cluster consists of four AlphaServer 4 100s connected by a Memory Channel network. Each AlphaServer 4100 has four 300 MHz 21164 processors, which each have 8 Kbyte on-chip instruction and data caches, a 96 Kbyte on-chip combined second-level cache, and a 2 Mbyte board-level cache. The individual processors are rated at 8.11 Speclnt95 and 12.7 SpecFP95, and the system bus has a bandwidth of 1 GbyteIs. The Memory Channel is a memory-mapped network that allows a process to transmit data to a remote process without any operating system overhead via a simple store to a mapped page [6] . The one-way latency from user process to user process over Memory Channel is about 4 microseconds, and each network link can support a bandwidth of 60 MBytesIsec. We have implemented a message-passing layer that runs efficiently on top of the Memory Channel. By using separate message buffers between each pair of processors, we avoid the need for any locking when adding or removing messages from the buffers. In Shasta, the minimum latency to fetch a 64-byte block from a remote processor (two hops) via the Memory Channel is 20 microseconds, and the effective bandwidth for large blocks is about 35 Mbytes/s. We exploit message passing through shared memory segments when the communicating processors are on the same node; the minimum latency for a &t-byte block fetch within a node is 11 microseconds, and the bandwidth is about 45 Mbytes/s. Parallel runs of up to 4 processors use a single processor per node; the 8 and 16 processor runs use 2 and 4 processors per node, respectively. '
Applications
We report results for nine of the SPLASH-2 applications [ 181. Table 1 shows the input sizes used in our experiments along with the sequential running times. We have increased the standard input sizes in order to make sure that the applications run for at least a few seconds on our cluster. Table 1 also shows the single processor execution times for each application after the Shasta miss checks are added (includes poll instructions), along with the percentage increase in the time over the original sequential time. The checking overheads range from 10% to 25%; the relative effect of this overhead is typically less on parallel execution times due to other overheads arising from communication 'l'be parallel results in this paper are not directly comparable with those pnscnted in in other Shasta papers [13.14] beoauae we am using an impmvad version of Shasta and there are other differences in either the hardware platform or the assignment of proocsaors to nodea. and synchronization.'
Parallel Performance
This section presents the parallel performance of the applications in Shasta, and analyzes the effectiveness of supporting variable coherence granularities within the protocol.
The following specifies the parameters used for the base set of experiments.
We use a fixed Shasta line size of 64 bytes. Unless specified otherwise, the block size of objects less than 1024 bytes is automatically set to the size of the object, while larger objects use a &byte block size. Except for Water-Sp which ends up mainly using 1024-byte blocks, the remaining applications are virtually unaffected by this heuristic and use 64-byte blocks. In addition, for FMM, LUContiguous and Ocean, we use the home placement optimization as is done in most studies of the SPLASH-2 applications. We use all the optimizations related to exploiting release consistency (described in Section 3.4) except for non-blocking releases. We do not use the sharing writeback option (i.e., home is not updated on a 3-hop read operation). Finally, the migratory optimizations are turned off and we do not use any prefetch directives.' Figure 1 shows the speedups for the applications running on our prototype cluster. The speedups shown are based on the execution time of the application running via Shasta on 1 to 16 processors relative to the execution of the original sequential application (with no miss checks). The speedup curves at the top of the figure represent runs with the default 64-byte block size, except for Water-Sp which automatically uses 1024-byte blocks for most data structures. All applications, except Ocean, achieve higher speedups as we use more processors. The performance drop in Ocean is primarily due to the fact that the Memory Channel bandwidth per processor drops as we go from 8 to 16 processors in our experimental setup. Raytrace achieves the highest speedup of 8.2 on 16 processors. Tbe speedups are quite promising given the fast Alpha processors, the large communication latencies, and the relatively small application problem sizes.
To study the effects of variable coherence granularity, we made single-line changes to five of the applications to make the coherence granularity of one or a few of the main data structures greater than 64 bytes; the coherence granularity is a hint that can be specified at allocation time as a parameter to a modified malloc routine. The speedup curves at the bottom of Figure 1 represent runs with the above coherence granularity hints used for a subset of the applications. Table 2 shows the affected data structures in each application along with the huger block size. We also show the change in speedups for 16-processor runs under Shasta when the larger granularity is used. Variable granularity improves performance by transferring data in larger units and reducing the number of misses on the main data structures. The most significant change occurs in LU-Contiguous, with the speedup improving by 1.75 times due to the huger block size (the number of read misses is reduced by over 25 times). Given the large potential gains from using appropriate communication granularities and the ease with which a programmer can experiment with this, support for variable granularity is an extremely effective mechanism for achieving higher performance.
The extended version of this paper provides results for a subset of the applications running with slightly larger problem sizes [12] . The miss check overheads are almost identical to the runs with smaller problem sizes; these overheads are not fundamentally dependent on the problem size. The speedups improve significantly, however. The speedup for Ocean, for example, improves by over two times with a 'For example, given an application that aohievas a parallel efficiency of SO% (without checking overhead) and a ohcoking overhead of 20% on a nniproceaaor run, the effective overhead on the parallel execution time is reduced to 10%.
'Automatic algorithms for generating pnfetches that are used for hardware DSM systems do not work well in Shasta because of the extremely large latencies and the higher overhead of issuing a prefetch (involves software protocol action). Our preliminary attempts at adding prefetches to LU and Volrend by hand have led to small improvements in performance (5%). Number of Processors 
Effect of Exploiting Release Consistency
This section analyzes the effect of the optimizations related to release consistency (described in Section 3.4). along with allowing multiple outstanding misses within a batch (described in Section 3.5). Figure 2 presents the change in the execution time of l6-processor runs with a 64-byte block size for different levels of optimizations. For each application, the middle bar (labeled "9") represents the execution time for the base runs reported in the previous section with the problem sizes specified in Table I , and other times are normalized to this time. As was mentioned in the previous section, the base set of runs exploit all of the optimizations related to batching (multiple outstanding misses and merging of loads and stores to the same lines within a batch) and release consistency except that release operations are blocking (i.e., non-blocking stores, eager exclusive replies, and lockup-free optimizations are exploited). The height of the first bar for each application represents a conservative implementation that supports sequential consistency (labeled "SC"). These runs do not exploit the optimizations related to release consistency, and no overlap is allowed among misses within a batch (except for merging load and store misses to the same line). Finally, the third bar for each application represents the addition of non-blocking releases (labeled "NR") to the set of optimizations used by the base set of runs. The figure shows that the optimizations used by the base set of runs help performance by as much as 10% relative to SC (the gains are more noticeable with fewer processors [ 121). However, the addition of the non-blocking release optimization does not visibly improve performance beyond the base set of runs and in some cases leads to slightly lower performance (which is why we do not use this optimization in our base set of runs). Figure 2 also shows the breakdown of the execution time for each of the runs. Task time represents the time spent executing the application, including hardware cache misses. Task time also includes the time for executing the inline miss checks (and polls) and the code necessary to enter the protocol (such as saving registers). Read time and write time represent the stall time for read and write misses that are satisfied by other processors through the software protocol.
Even though some of the runs exploit non-blocking stores, stores may still stall the processor if the number of pending requests exceeds a maximum threshold (100 requests per processor for these runs). For simplicity, our current implementation also stalls on a store if there are noncontiguous stores to a pending line. Synchronization time represents the stall time for application locks and barriers (includes both acquire and release times). Message time represents the time spent handling messages when the processor is not already stalled. Processors also handle messages while stalled on data or synchronization, but this time is hidden by the read, write, and synchronization times. The "other" category includes miscellaneous overheads such as the overhead of dealing with non-blocking stores to pending lines.
The breakdowns in Figure 2 show that the optimizations used in the base set of runs are effective in significantly reducing and sometimes eliminating (for LU, Volrend, and Water-Sp) the write stall time. 4 Barnes and Ocean get a performance improvement of about 10% relative to SC (similar trends at 8 processors [ 121) . Volrend and FMM also get visible improvements at 8 processors (5-10%) [ 121, but the improvements are less at I6 processors.
The overall gains from the optimizations in the base set of runs relative to SC are smaller than we expected.
In most cases, the reduction in write stall time is accompanied by an increase in other overhead categories. Even though the processors do not directly stall for stores, the pending store requests still require servicing and can 'LU-Contiguous gets only a small reduction m write stall time. Vwtually all the stores are upgrade requests that are satisfied immediately by the local home but generate a single invalidation request which takes much longer to complete. This leads to stalls due to reaching the threshold of 100 pending requests outstanding per processor. While increasing this threshold leads to a reduction rn the write stall time, there is no tmprovement in performance smce the tune simply shifts to other components of the execution time. increase the time for other protocol operations. This leads to increases in read, synchronization, message handling, or other miscellaneous overhead times. For example, at 16 processors, the write stall times for LU and Water-Sp are completely eliminated and the write times for FMM and Water-Nsq are approximately halved, yet there is little or no improvement in performance due to increases in other categories.
To better explain the above, we gathered more detailed data on how much time is spent by the processors to handle incoming protocol messages. As shown in Figure 2 , the contribution of message handling time (Msg category) to the total execution time is less than 10% across the applications. Nevertheless, a large portion of the messages are handled while a processor is waiting for its own data and synchronization requests. Our more detailed data for 16-processor runs shows that for Barnes, FMM, Ocean, and Water-Nsq, the processors are busy handling incoming messages for an average of 30-358 of the time while they are waiting for data and synchronization (corresponds to the sum of read, write, and synchronization categories); for Volrend, the processors are busy for about 25% of this time and for the remaining applications, this percentage is around 17-20%. Therefore, the processors are heavily utilized while they "wait" for their own requests to complete. This explains why hiding the stall time for some operations may easily lead to higher stall times for other operations.
The addition of non-blocking releases to the base set of optimizations does not lead to any significant increase in performance and in fact leads to slightly lower performance in a few of the runs. The percentage of execution time spent on stalled releases for the base runs with 16 processors are as follows (based on our more detailed results): 3.8% for Water-Nsq, 1.5% for Barnes and FMM, 0.5% for Raytrace and Volrend, and negligible forthe other applications. Barnes, FMM, and Raytrace show small gains from non-blocking releases. However, even though one would expect Water-Nsq to get the largest gain from this optimization, the performance actually suffers slightly. While non-blocking releases eliminate the release stalls in Water-Nsq, the time to acquire locks almost doubles5 and read latencies increase 'This is because some of the releases are on the critical path, and while a nonblocking release removes the stall time from the releasing processor, it does not lead to il faster time for releasing a waiting processor.
slightly, leading to a higher overall execution time.
The extended version of this paper [12] presents similar data to Figure 2 for runs with variable block sizes (specified in Table 2 ) for the subset of applications that exploit this feature. As expected, the breakdowns indicate a higher efficiency (i.e., higher percentage for Task time) compared to the runs with a &t-byte block size. Nevertheless, the trends are very similar to those observed in Figure 2 . Optimizations that exploit relaxed models are still effective in significantly reducing the write stall times, with Barnes and Volrend showing a 5-10% performance improvements with the larger block sizes.
We did a number of additional experiments to further isolate the effect of various optimizations used in the base set of runs. The first set of experiments allowed for the overlap of multiple misses in batches relative to the SC runs. This led to virtually no improvement in performance, except for Volrend which achieved a 5% improvement relative to SC when using 8 processors and a 64-byte block size. This is mainly because there is rarely more than a single shared miss ateach batch. The second set of experiments added the eager exclusive reply optimization whereby the reply data toa readexclusive request is used by the requesting processor before all invalidations are acknowledged; in this case, the only missing optimization compared to the base set of runs is non-blocking stores. Again, this additional optimization did not improve performance in most of the cases. Ocean achieved a 5% gain with a 64-byte block size at both 8 and 16 processors, and Barnes achieved similar gain only at I6 processors. Therefore, as expected, much of the performance difference between SC and the base runs can be attributed to the non-blocking store optimization.
Effect of Upgrades and Dirty Sharing
This section presents the effect of supporting exclusive (or upgrade) requests and dirty sharing. Figure 3 presents a breakdown of the execution times for 16-processor runs with a 64-byte block size. Again, the middle bar (labeled "B") for each application represents the execution time for the base runs reported in Section 4.3, and other times are normalized to this time. The base set of runs use upgrade requests (i.e., no data is fetched on a store if the processor already has a shared copy), and do not use sharing writeback messages (i.e., home is not updated on 3-hop read operations). The first bar for each application represents an implementation that does not support upgrade messages (labeled "NU"). Therefore, a processor generates a read-exclusive request whether or not there is a local shared copy of the line. The third bar for each application represents the addition of sharing writeback messages to the base set of experiments (labeled "WB").
The results show that support for upgrade messages is important for a number of the applications. For example, Volrend achieves more than a 10% improvement in performance due to upgrade messages. On the other hand, sharing writeback messages typically reduce performance (which is why we do not use it in the base set of runs). The only application that achieves visible gains from sharing writebacks is LU. This is due to the fact that several processors read the data produced by another processor. On the other hand, applications such as Ocean that have single-producer/single-consumer sharing patterns have worse performance with the additional writeback messages. The extended version of this paper shows that larger block sizes can sometimes exacerbate the cost of the writebacks [12] , as is the case for with 64-byte block size.
Water-Nsq where the perlormance degrades by over 15%. Therefore, busy handling protocol messages while they are waiting for their own supporting a dirty-sharing protocol is important for achieving higher requests to complete. Finally, migratory optimizations turn out not to performance in Shasta.
be useful in the context of Shasta. Figure 4 shows the effect of migratory optimizations described in Section 3.6 for 16-processor runs with a 64-byte block size. Again, the first bar (labeled "B") for each application represents the execution time for the base runs reported in Section 4.3, and other times are normalized to this time. The second bar for each application represents runs with the migratory optimizations (labeled "MC"). We used a threshold of 2 times for observing the migratory pattern before switching a line to migratory conversion, and used a threshold of 5 reversions after which we stop considering the line for conversion. The results for migratory optimizations are quite disappointing. The optimization either does not provide an improvement or reduces performance slightly in the majority of cases. In fact, the performance degradations would be much worse without the sophisticated revert mechanism and hysteresis built into our protocol. The primary reason for the poor performance is the fact that migratory patterns are either not present at the granularity of 64-byte or larger block sizes or the pattern is unstable (i.e., reverts back to non-migratory behavior).
Effect of Migratory Optimizations
At I6 processors and 64-byte block sizes, LU, LU-Contiguous, Ocean, and Water-Sp detect virtually no migratory sharing, Raytrace and Volrend detect a few stable patterns, and Barnes and FMM detect a few patterns that are unstable. The only application that is successful in detecting a large numberofstable patterns is Water-Nsq. In fact, the number of upgrade misses is reduced by over 90% in this application, Hence, Water-Nsq is the only application that shows visible gains from this optimization. Results for larger block sizes show that even Water-Nsq ends up having fewer and more unstable patterns, and we actually observed a slight loss in performance [ 121.
Aside from the lack of stable migratory patterns, there are several other factors that reduce the potential gains from migratory optimizations in Shasta. First, the use of upgrade messages reduces the cost of store misses that may be eliminated. Second, exploiting release consistency is effective in hiding the latency of the upgrades. Finally, the batching optimizatton also leads to the merging of load and store misses to the same lure within a single batch.
Summary of Results
Overall, support for variable granularity communication is by far the most important optimization in Shasta. Support for upgrade messages and a dirty-sharing protocol are also important for achieving higher performance. Exploiting release consistency provides smaller performance gains than we expected due to the fact that processors are 
Discussion and Related Work
Shasta's basic approach is derived from the Blizzard-S work [16] . However, we have substantially extended the previous work in this area by developing several techniques for reducing the otherwise excessive miss checking overheads. We have also developed an efficient protocol that supports coherence at variable granularities within a single application.
Finally, we have explored the use of relaxed memory models in the context of software protocols that can support coherence at a fine granularity. This paper is the first to analyze the effect of such protocol optimizations in the context of a fine-grain software DSM system. In a separate paper, we describe a major extension to the Shasta protocol that exploits SMP nodes by allowing processors to efticiently share memory within the same SMP [ 131.
Object-or region-based DSM systems [ 1, 8. 151 communicate data at the object level and therefore support coherence at multiple granularities, but these systems require explicit programmer intervention to partition the application data into objects and to identify when objects are accessed through annotations. Midway also allows different regions of memory to have different granularities for detecting writes. Even though a finer granularity of write detection can reduce the amount of communicated data, the access and coherence granularity is still at an object or page level (depending on the consistency model). Similarly, some page-based systems (e.g.. Treadmarks [9] ) reduce the required bandwidth by only communicating the differences between copies, but the coherence granularity is still a page. Page-based DSM systems implemented on a cluster of shared-memory multiprocessors, such as MGS [ 191 and SoftFLASH [4] , naturally support two coherence granularities -the line size of the multiprocessor hardware and the size of the virtual memory page. However, neither of these granularities can be changed.
There has been a lot of research on exploiting and evaluating the benefits of relaxed memory consistency models in the context of both hardware and software DSM systems. The studies involving software DSM systems have all focused on page-based systems [2, 7, 9] . The use of relaxed models is critical for alleviating false sharing problems that arise due to the large coherence granularity in SUC'I systems. Therefore, performance gains from models such as release consistency relative to sequential consistency are quite large in this context. In contrast, Shasta alleviates false sharing by supporting coherence at a tine granularity, and therefore does not depend on relaxed models for this purpose. Because of this, the coherence protocol used in Shasta more closely resembles that of hardware DSM systems. However, the performance gains from exploiting a relaxed model are more limited in Shasta compared to hardware systems [5] , even though communication latencies are much larger. The primary reason for this effect is that the processors are utilized for handling protocol messages while they wait for data and synchronization, thus making it more difficult to improve performance through latency hiding. Cox and Fowler [3] , and Stenstrom et al. [17] , independently proposed the idea of optimizing the transfer of migratory data and evaluated the effect of this optimization (through simulation) for a small set of applications in the context of hardware DSM systems. Both studies focus on a small block size of I6 bytes, and observe stable migratory behavior at this granularity. Stenstrom et al. also describe a mechanism for reverting from migratory conversion, but show that this mechanism is not required for good performance. Cox and Fowler provide some simulation results for larger block sizes and notice a degradation of migratory patterns at larger sizes. Our experience with Shastashows that migratory patterns are indeed unstable or not present with block sizes of 64 bytes or larger, thus limiting the gains from this optimization. Similarly, sophisticated mechanisms are required for reverting from migratory conversion in order to limit performance degradations when the sharing pattern is unstable.
Conclusion
Shasta is a software distributed shared memory system that supports fine-grain access to shared memory by inserting code before loads and stores in an application that checks the state of the shared data being accessed. We have implemented an efficient cache coherence protocol that incorporates a number of optimizations, some of which are common in hardware shared memory systems. This protocol is fully functional and runs on a prototype cluster of Alpha processors connected through Digital's Memory Channel network.
Since Shasta supports shared memory entirely in software, it provides considerable flexibility in managing coherence granularity and applying protocol optimizations. Our detailed parallel performance results illustrate the benefits of this flexibility by isolating the effects of various protocol optimizations.
The ability to support multiple coherence granularities within a single application is by far the most unique and important feature of Shasta, leading to performance improvements of as high as two times. Other protocol features, such as support for dirty sharing and exclusive (or upgrade) messages, are also shown to be important for achieving high performance. Techniques for hiding latency, such as exploiting relaxed memory consistency models, lead to more limited performance gains. This result arises primarily because processors are often busy handling protocol messages while they wait for their requests to complete, making gains from latency hiding less likely. Finally, optimizations based on detecting migratory sharing patterns turn out not to be promising in the context of Shasta.
